We will study the effects of the shift of the previous pulse temporal position (between P1 and P2) on the symbol synchronizers jitter behavior.
I. INTRODUCTION
This work study the shift effects of the previous pulse temporal position on the jitter of two synchronizers groups.
When occurs a positive data transition, for sequences '1' and '0' alternated, is produced two types of pulses P1 or P2, each one with half period duration T/2.
The pulse P1 (duration T/2) begins in the positive data transition delayed half period and finishes in the next negative data transition [1, 2, 3, 4, 5, 6, 7, 8, 9, 10] .
The pulse P2 (duration T/2) begins in the positive data transition and finishes in the positive data transition delayed half period [11, 12, 13, 14] .
These pulses (P1 or P2) increases the energy at the transmission rate and excites the tuned filter (tank circuit) that selects the fundamental harmonic that is equal to the transmission rate. This harmonic of poor quality is improved by the carrier PLL (CPLL) in a VCO of high quality. Each pulse P1 or P2 and filter is followed of four CPLL types, namely the analog, hybrid, combinational and sequential. Fig.1 shows the aspect of the symbol synchronizer based on the pulse and filter followed of the PLL. Fig.1 Aspect of the synchronizer based on filter with CPLL Kf is the phase comparator gain, F(s) is the loop filter, Ko is the VCO gain and Ka is the loop amplification factor that controls the root locus and the loop desired characteristics.
Following, we present the production of the two previous pulse generators P1 and P2 and respective waveforms.
After, we present the pulse generator P1 followed of filter with the four PLL types (analog, hybrid, combinational and sequential).
1'2 UA-UBI Next, we present the pulse generator P2 followed of filter with the four PLL types (analog, hybrid, combinational and sequential).
Then, we present the design and tests of the synchronizers. After, we present the results. Finally, we present the conclusions.
II. TWO PREVIOUS PULSE GENERATORS P1 AND P2
When a positive data transition occurs in a data sequence of '1' and '0' alternated, we choose two processes to generate the previous pulse of half period (T/2). This pulse passes through the filter that selects the fundamental harmonic of the data rate (Fig.2) . In the first case the pulse P1 begins in the positive data transition delayed T/2 and finishes in the next negative data transition (Fig.2a) .
In the second case, the pulse P2 begins in the positive data transition and finishes in the positive data transition delayed of T/2 (Fig.2b) .
The difference between the two groups is in the pulse generator P1 or P2.
Then each one of the two pulse generators P1 or P2 is followed of filter with the four CPLL types. The CPLL types are the analog, hybrid, combinational and sequential.
III. PULSE P1 AND FILTER WITH THE FOUR CPLL
This group involves the pulse generator P1 and filter with the four CPLL types, namely the analog, the hybrid, the combinational and the sequential [3, 4] .
The difference between the four CPLL types is inside of the phase comparator. The filter F(s) and VCO (Voltage Controlled Oscillator) are equal for all synchronizers.
A. Pulse P1 and filter with analog CPLL
The synchronizer consists of the pulse generator P1 and filter with the analog CPLL. The analog phase comparator is based on the ideal multiplier (Fig.3) . This carrier phase comparator inputs (main input and VCO output) are both analog (full-analog). The output is function of the inputs.
B. Pulse P1 and filter with hybrid CPLL
The synchronizer consists of the pulse generator P1 and filter with the hybrid CPLL. The hybrid phase comparator is based on the switch (Fig.4) . The carrier phase comparator main input is digital but the input from VCO output is still analog (semi-analog). The output is function of the inputs.
C. Pulse P1 and filter with combinational CPLL
The synchronizer consists of the pulse generator P1 and filter with the combinational CPLL. The combinational phase comparator is based on the exor gate ( The carrier phase comparator inputs (main input and VCO output) are both digital. The output is only function of the inputs (without intern memory).
D. Pulse P1 and filter with sequential CPLL
The synchronizer consists of the pulse generator P1 and filter with the sequential CPLL. The sequential phase comparator is based on the flip flop (Fig.6 ). This carrier phase comparator inputs (main input and VCO output) are both digital. The output is simultaneously function of the inputs and of its state (with intern memory).
IV. PULSE P2 AND FILTER WITH THE FOUR CPLL
This group involves the pulse generator P2 and filter with the four PLL types, namely the analog, the hybrid, the combinational and the sequential. [3, 4] .
The difference between the four PLL types is inside of the phase comparator.
A. Pulse P2 and filter with analog CPLL
The synchronizer consists of the pulse generator P2 and filter with the analog CPLL. The analog phase comparator is based on the ideal multiplier (Fig.7) . This carrier phase comparator inputs (main input and VCO output) are both analog (full-analog). The output is function of the inputs.
B. Pulse P2 and filter with hybrid CPLL
The synchronizer consists of the pulse generator P1 and filter with the hybrid CPLL. The hybrid phase comparator is based on the switch (Fig.8) . The carrier phase comparator main input is digital but the input from VCO output is still analog (semi-analog). The output is function of the inputs.
C. Pulse P2 and filter with combinational CPLL
The synchronizer consists of the pulse generator P1 and filter with the combinational CPLL. The combinational phase comparator is based on the exor gate (Fig.9) . The carrier phase comparator inputs (main input and VCO output) are both digital. The output is only function of the inputs (without intern memory).
D. Pulse P2 and filter with sequential CPLL
The synchronizer consists of the pulse generator P1 and filter with the sequential CPLL. The sequential phase comparator is based on the flip flop (Fig.10) . This carrier phase comparator inputs (main input and VCO output) are both digital. The output is simultaneously function of the inputs and of its state (with intern memory).
V. DESIGN, TESTS AND RESULTS
We will present the design, the tests and the results of the referred synchronizers [6] .
A. Design
To get guaranteed results, it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer functions.
The general loop gain is Kl=Kd.Ko=Ka.Kf.Ko where Kf is the phase comparator gain, Ko is the VCO gain and Ka is the control amplification factor that permits the desired characteristics.
For analysis facilities, we use a normalized transmission rate tx=1baud, what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is fCK=1Hz.
We choose a normalized external noise bandwidth Bn = 5Hz and a normalized loop noise bandwidth Bl = 0.02Hz. Later, we can disnormalize these values to the appropriated transmission rate tx. Now, we will apply a signal with noise ratio SNR given by the signal amplitude Aef, noise spectral density No and external noise bandwidth Bn, so the SNR = A For the others PLLs the jitter formula is more complicated.
-2 nd order loop:
The second order loop is not shown here, but the results are identical to the ones obtained above for the first order loop.
B. Tests
The following figure (Fig.11) shows the setup that was used to test the various synchronizers. Fig.11 Block diagram of the test setup
The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.
C. Jitter measurer (Meter)
The jitter measurer (Meter) consists of a RS flip flop, which detects the random variable phase of the recovered clock (CKR), relatively to the fixed phase of the emitter clock (CKE). This relative random phase variation is the recovered clock jitter (Fig.12) . The other blocks convert this random phase variation into a random amplitude variation, which is the jitter histogram. Then, the jitter histogram is sampled and processed by an appropriate program, providing the RMS jitter and the peak to peak jitter.
D. Results
We will present separately the results (output jitter UIRMS versus input SNR) for the P1 and P2 synchronizers groups. Fig.13 shows the jitter-SNR curves of the first group P1 and filter with its four PLL types: analog CPLL (f1+CPLL-ana), hybrid CPLL (f1+CPLL-hib), combinational CPLL (f1+CPLL-cmb), sequential CPLL (f1+CPLL-seq). We verify, that the jitter diminishes with the SNR increasing. The previous filter is determinative over the CPLLs and then the four symbol synchronizers have similar jitter-SNR curves. Fig.14 shows the jitter-SNR curves of the second group P2 and filter with its four PLL types: analog CPLL (f2+CPLL-ana), hybrid CPLL (f2+CPLL-hib), combinational CPLL (f2+CPLL-cmb), sequential CPLL (f2+CPLL-seq). We verify, that the jitter diminishes with the SNR increasing. The previous filter is determinative over the CPLLs and then the four symbol synchronizers have similar jitter-SNR curves. Also the 1st and 2nd groups are similar.
VI. CONCLUSIONS
We studied two symbol synchronizers groups, one based in the pulse P1 and the other based in the pulse P2.
In the first group P1 and filter, we considered four CPLL types (f1+CPLL-ana, f1+CPLL-hib, f1+CPLL-cmb, f1+CPLL-seq). In the second group P2 and filter, we considered also the same four CPLL types (f2+CPLL-ana, f2+CPLL-hib, f2+CPLL-cmb), f2+CPLL-seq).
We noted, that in the 1st group the previous filter is determinative and for this reason all the four symbol synchronizers present similar jitter-SNR curves. Also, in the 2nd group the previous filter is determinative and for this reason all the four symbol synchronizers present similar jitter-SNR curves.
We concluded, that this similarity of eight synchronizers is comprehensible since the previous filter is determinative and the subsequent CPLL types improve equally the quality.
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